

Patent Claims

1. A high speed processor having:
- a data processing unit (13) for processing data;
- a data memory (20) which is connected to the data processing unit via a data bus (10) and can be addressed by the data processing unit (13) via a data memory address bus (18);
- at least one input interface buffer (9) which is connected to the data bus (10) and has the purpose of buffering input data;
- at least one output interface buffer (26) which is connected to the data bus (10) and has the purpose of buffering output data,
- the input interface buffer (9) and the output interface buffer (26) being directly addressable by the data processing unit (13) via an interface address bus (24).
2. The high speed processor as claimed in claim 1, wherein the data memory (20) contains at least one RAM memory (19).
3. The high speed processor as claimed in claim 1 or 2, wherein the data processing unit (13) is connected to a ROM memory (15) which stores program data.
4. The high speed processor as claimed in one of the preceding claims, wherein the data processing unit (13) is an RISC data processing unit.

5. The high speed processor as claimed in one of the preceding claims, wherein the data processing unit (13) contains a plurality of addressable internal registers.
6. The high speed processor as claimed in one of the preceding claims, wherein the data processing unit (13) can carry out a plurality of data transfer processor commands in order to directly exchange data between the data memory (20), the registers (14) and the interface buffers (9, 26).
7. The high speed processor as claimed in one of the preceding claims, wherein when a first data transfer processor command is carried out by the data processing unit (13), the input data buffered in the input interface buffer (9) is transmitted directly into an internal register (14) for data processing.
8. The high speed processor as claimed in one of the preceding claims, wherein when a second data transfer processor command is carried out by the data processing unit (13), the input data buffered in the input interface buffer is transmitted directly into an output interface buffer (26) for the outputting of data.
9. The high speed processor as claimed in one of the preceding claims, wherein when a third data transfer processor command is carried out by the data processing unit (13), the data buffered in an internal register (14) of the data processing unit (13) is transmitted directly into the output interface buffer (26) for the outputting of data.
10. The high speed processor as claimed in one of the preceding claims, wherein when a fourth data

Sub
A5

200015624

transfer processor command is carried out, the input data buffered in an input interface buffer (9) is transmitted directly into the data memory (20) for storage.

5

11. The high speed processor as claimed in one of the preceding claims, wherein when a fifth data transfer processor command is carried out by the data processing unit (13), the data stored in the data memory (20) is transmitted directly into the output interface buffer (26) for the outputting of data.

10

12. The high speed processor as claimed in one of the preceding claims, wherein the input interface buffer (9) is connected to an analog/digital converter (5).

15

13. The high speed processor as claimed in one of the preceding claims, wherein the output interface buffer (26) is connected to a D/A converter (32).

20

14. The high speed processor as claimed in one of the preceding claims, wherein the input interface buffer (9) and the output interface buffer (26) are connected to the data processing unit (13) via a control signal bus.

25

15. The high speed processor as claimed in one of the preceding claims, wherein the input interface buffer (9) is an xDSL interface buffer for buffering xDSL data.

30

16. The high speed processor as claimed in claim 15, wherein the xDSL input interface buffer (9) has a data frame detecting device for detecting a data frame synchronization data pattern.

35

- Sub B2
- 5 17. The high speed processor as claimed in claim 16, wherein the data frame detecting device has a shift register for writing in input data, a data pattern memory for storing the data frame synchronization data pattern and a comparator device for bit-by-bit data comparison of the input data written into the shift register, and of the data frame synchronization data pattern stored in the data pattern memory,
- 10 the comparator device generating a data frame detection signal if the input data written into the shift register is identical to the stored data frame synchronization data pattern.
- 15 18. The high speed processor as claimed in claim 17, wherein after the data frame detection signal generated, the shift register is expanded to form a toroidal memory for buffering the xDSL data.
-
- Sub B6
- 20 19. The high speed processor as claimed in one of the preceding claims, wherein the output interface buffer (26) is a PCM interface buffer for buffering PCM data.
- 25 20. The high speed processor as claimed in one of the preceding claims, wherein each internal register (14) has a plurality of memory locations for different data words.
- 30 21. The high speed processor as claimed in one of the preceding claims, wherein each processor task executed by the data processing unit (13) is assigned a separate internal register.
- 35 22. The high speed processor as claimed in one of the preceding claims, wherein peripherals can be connected to the interface buffers (9, 26).

23. The high speed processor as claimed in one of the preceding claims, wherein the input interface buffer (9) and the output interface buffer (26) can be configured.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100